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Abstract 
Based on a discussion of timed automata and a subset of these called PLC au-
tomata, described by H. Dierks, the problem of the composition ofPLC automata 
is presented. Two methods for performing this composition are described, syn-
chronous and asynchronous. 
The synchronous method requires that if and only if both initial automata 
accept a timed word, then it will appear in the resultant automaton. However, 
we prove that PLC automata are not closed under this form of composition. 
From this we introduce the asynchronous composition, which requires synchro-
nization on the symbol element of the timed word alone. Four possible methods 
of asynchronous composition are described, and their effects on the 'essential' 
language, the language containing only words with no ignored symbols, are 
discussed. A few elementary results are also presented. 
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Chapter 1 
Introduction 
Real time systems are currently used in a wide variety of situations. Most con-
sumer devices are required to have real time response to input, and many crit-
ical systems are also required to have deterministic response times to avoid 
failure. When designing these systems a simple modelling technique is highly 
useful. Such a modelling system was described by Rajeev Alur and David Dill 
[AD94], in which they discuss an extension to standard automata which al-
lows restricting transitions based on the values of multiple timers. However 
these timed automata proved to be too 'general, and so a simplified model, PLC 
automata, was defined by Henning Dierks [Die97]. These PLC automata are 
a simplification of timed automata, allowing only one timer, and limiting the 
timer restrictions to a form of delay for symbols. 
When dealing with these systems, a large problem is that of complexity. A 
complex structure may be difficult to build monolithically, and once built it may 
contain errors due to its innate complexity. One standard method of dealing 
with this complexity is composition, combining various sub-parts which con-
tain individual desirable properties into the larger whole, which will hopefully 
exhibit the required properties, without introducing any additional problems. 
We will consider two distinct methods for composing PLC automata. In Sec-
tion 3.1 a method for synchronous composition will be discussed. An asyn-
chronous method, with four different variants will be considered in Section 3.2. 
Synchronous Method 
For standard automata we are normally interested in the intersection composi-
tion. This is where all symbols occur simultaneously within both sub-automata. 
However with timed automata, there are two separate elements to each transi-
tion, a symbol and a time. Thus we can have compositional methods which are 
synchronized on either one or both of these elements. The synchronous compo-
sition method will attempt to synchronize on both of these, thus requiring the 
resultant timed word to be accepted by both sub-automata. 
Asynchronous Method 
Conversely to the synchronous method, which attempted to use both elements 
of a timed word, the asynchronous method will attempt to use only the sym-
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bol, not the timing information. Thus the resultant automaton will accepted 
the intersection of the untimed languages of the original automata. We will 
consider the properties of the timing constraints associated with the composite 
automaton. The asynchronous method is a structure based method, in which 
we maintain a PLC structure, and attempt to create logical values fitting with 
the original system. 
1.1 Report Structure 
Chapter 2 will present an introduction to the foundation work in this area, 
precisely defining both real time automata and PLC automata, along with their 
behaviour. We will discuss both timed and PLC automata, and demonstrate a 
method for converting from PLC automata to timed automata. This chapter will 
be used as the basis for the additional research conducted for this report. 
In Chapter 3 methods for composing automata in both the synchronous and 
asynchronous methods are discussed. We will also present an example of each 
of the four different asynchronous techniques, and an explanation of how this 
composite result relates to the original automata. 
In Chapter 4 a simplified version of the languages used in the composition, 
called the 'essential' language is described. Using this language we will discuss 
the properties satisfied by the various methods of composition techniques. 
Finally, Chapter 5 presents out conclusions, and describes some ideas for 
further development. 
Aclmowledgements 
I would like to thank Dr. Padmanabhan Krishnan for assisting and guiding me 
with this research, as well as Jane McKenzie for proof reading this paper many 
times. 
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Chapter 2 
Preliminaries 
2.1 Timed Automata 
An introduction to timed automata [AD94], describes them as an extension to 
finite automata. Formally an automaton is a tuple A= (I:, S, S0 , C, E) where: 
• I: is a finite alphabet, 
• S is a finite set of states, 
• So c:;;: S is a set of initial states, 
• C is a finite set of clocks, 
• E c:;;: SxSxi:x2c x<I>(C) gives the set of transitions. An edge (s, s', a, A, c5) 
represents a transition from state s to state s' on input symbol a. The set 
A c:;;: C gives the clocks to be reset with this transition, and c5 is a clock 
constraint over C. 
The transitions within timed automata require the satisfaction of clock con-
straints. We will define a set <I>(X), to be a set of clock constraints c5. These 
constraints are defined inductively by: 
where xis a clock in X, and cis a constant in Q. 
However to keep the notation simple and consistent, the following notation, 
which is similar to standard automata notation, will be used; S will be called 
Q, and S0 , which typically contains only one element, will be represented by 
1r0 jq0 • An example of a timed automaton is displayed in Figure 2.1. This shows 
a two state automaton with one timer, which accepts strings of alternating a's 
and b's. Each 'a' must be no more than two time units after the preceding 'b', 
and each 'b' must be at least one time unit after the preceding 'a'. The clock X 
is reset on both transitions. 
2.1.1 Automata Run 
In order to define a run, a few auxiliary concepts are required. 
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Figure 2.1: Example Timed Automaton 
A clock interpretation v for a set C of clocks, assigns a real value to each 
clock; that is, it is a mapping from C to R We say that a clock interpretation v 
for C satisfies a clock constraint 8 over C if and only if 8 evaluates to true using 
the values given by v. We will define two notational conveniences. [C <-- JR] 
specifies the clock mapping. vi = [>- r--+ r](X) will be used to assign all clocks 
c E >-the valuer, after which the equation X will be evaluated, and its result 
assigned to vi. 
A time sequence T = T1 T2T3 • · · is an infinite sequence of time values Ti E lR 
with Ti > 0, satisfying the following constraints: 
Monotonicity: T increases strictly monotonically; that is Ti < Ti+l for all i 2': 1. 
Progress: For every t E JR, there is some i 2': 1 such that Ti > t. 
A timed word over an alphabet I; is a pair ( CJ, T), where CJ = CJ1 CJ2 ... is an infinite 
word over I; and T is a time sequence. A timed word is viewed as an input to an 
automaton, it presents the symbol CJi at time Ti· 
We can now define an automata run. A run over a timed word, (q, v), of a 
timed automaton is an infinite sequence of the form 
with qi E Q and vi E [C <-- JR], for all i 2': 0, satisfying: 
• Initiation: q0 = 1r0 , and v0 (x) = 0 for all x E C 
• Consecution: for all i 2': 1, there is an edge in E of the form (qi-l, qi, CJi, Ai, CJi) 
such that ( Vi-l + Ti- Ti-l) satisfies CJi and vi = [>-i r--+ 0]( vi-l + Ti- Ti-1). 
2.1.2 Accepting Runs 
We will add the notion of acceptance to our timed automata through the use 
of Bi.ichi, [Tho90], acceptance criteria. Bi.ichi acceptance criteria add an extra 
element to the timed automaton called F. This is a set of accepting states. A run 
r over a Bi.ichi automaton is accepted if and only if inf( r) n F f 0, where inf( r) 
is defined as all states visited infinitely often during the run r. Graphically we 
will denote these states as a double circle, as in Figure 2.2 
This acceptance criteria implies that a run is accepted if and only if it visits 
one or more of the accepting states infinitely often. So in the example in Figure 
2.2 a run must contain an infinite number of b's to be accepted. It may or may 
not contain an infinite number of a's. 
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a,X <l,{X} b,true,{} 
0~0 
----+(!V_______;(®) 
a,X>l,{X} 
Figure 2.2: Example Acceptance Automaton 
2.2 PLC Automata 
PLC automata, as described by Henning Dierks [Die97], are a model de-
signed to express the behaviour of polling systems. They are a subclass 
of timed automata, being restricted to only one clock, and certain types of 
clock restrictions. Formally they are an automaton defined as a tuple, A = 
(Q, ~, 8, 7ro, E, St, Se, n, w), where 
• Q is a nonempty; finite set of states. 
• ~ is a nonempty; finite set of inputs. 
• 8 is a transition function of type Q x ~ --+ Q 
• 7ro E Q is the initial state. 
• E > 0 is the upper bound for a cycle. 
• St is a function of type Q--+ ~20· 
• Se is a function of type Q --+ P(~)\{0}, assigning to each state a set of 
delayed inputs that cause no change of the state during the first time units 
the automaton stays in this state. 
• n is a nonempty; finite set of outputs . 
• w is a function of type Q--+ n (output .function). 
The St function assigns to each state 1r a delay time. This delay time is used 
to determine the duration for which a specified set of inputs (defined in Se) are 
ignored. Given St(qi) = 3.5, any symbol E Se(qi) arriving whilst the automaton 
is in state qi, and has been there for < 3.5 time units, will be ignored. This will 
not reset the clock, so if a E Se(qi) arrived at time 3.4, and was ignored, then a 
second a one time unit later will be visible. 
Within the concepts discussed in this paper we will ignore the E value, which 
relates to the time it takes to poll the inputs, as well as both w and n, as we are 
not interested in the output functionality. This simplification does not remove 
the ability of our restricted PLC automata to model the polling property of sys-
tems. 
It should also be noted that St is not a partial function, that is, every state 
has some transition on every input. We will relax this slightly and only require 
that each state qi E Q has a transition on every symbol in Se(qi), that is, every 
symbol that can be ignored at a state for a period must eventually have the pos-
sibility of a transition from that state. PLC automata also have a deterministic 
requirement, and are unable to cope with ,\ (null) transitions. 
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2.2.1 Graphical Notation 
We will use the following graphical notation to represent a particular state of a 
PLC automaton: 
where: 
• 1r E Q is a particular state. 
• D = St(7r), the delay for the current state. 
• { s1 ... sn} = Be ( 7r), the set of inputs which can be ignored within the 
timing constraints. 
An example of a PLC automaton using this graphical notation is given in 
Figure 2.3. Informally, state q0 is sensitive to a and b after 5 time units, while it 
is always sensitive to c. However state q2 is always sensitive to a and b, but is 
sensitive to c only after 4 units of time. 
Figure 2.3: Example PLC Automaton 
Sample Run 
Using the automaton shown in Figure 2.3 we will now describe a sample run, 
demonstrating how the timing constraints work within PLC automata. 
(a, 4) ~---> (a, 6) ~---> (b, 8) ~---> (a, 9) ~---> (a, 12) ... 
Figure 2.4: Sample Run of PLC Automaton 
In the sample run shown in Figure 2.4, we start in state q0 • The 'a' at time 
4 will be ignored, as it falls before the settling time of 5 for the state q0 • The 
'a' at time 6 will now be aclmowledged, and the transition to state q2 is made. 
The relative clock is now 0, as it is reset on every transition, and thus the 'b' at 
time 8 has a relative time for state q2 of 2. Since 'b' is not in the ignored set for 
state q2, the transition is made to state q1 . Again the relative clock is now 0, so 
the transition on 'a' at time 9 is inactive, as it has a relative timing of 1, which 
is less than the delay time of state q1, 3. The 'a' at time 12 has a relative clock 
valuation of 4, and is thus active, taking us back to state q1 . 
8 
Preliminaries PLC Automata Composition 
2.2.2 Acceptance Criteria 
For demonstrative purposes, we will define a simple acceptance criterion, which 
will allow us to display acceptable and unacceptable runs of an automaton. We 
will first define the timed word. Consider tw, a timed word, such that 
tw : w ---7 (I; x JR+) 
Given an automata A, a run of A over tw is 
tw 1 (i) 
p: w ---? Q such that po = 1ro, Pi ~------+ Pi+l 
tw 2 (i) 
These timed steps are defined as 
iff 
q~q' 
t 
• Bt(q) ~ t, a E Be(q), q = q' ==} a ignored or 
• Bt(a) < t, ::Jq _!':_, q' E 6 ==} delay expired or 
• a¢: Be(q), ::Jq _!':_, q1 ==} "urgent" action 
2.2.3 Conversion to Timed Automata 
We would like to be able to use many of the properties of timed automata within 
our PLC automata; as such we will define a method for converting between the 
two, [DFMV98]. This conversion is fairly straightforward. 
Given a PLC-Automaton A1, such that, A1 = (Qbi;1,61,7r01 ,BtuBe1 ), the 
equivalent timed A2 = (Q2 , I;2 , q02 , C2 , E 2 ) can be formed as follows: 
• I;2 = I;l 
• C2 ={X}, a new clock 
• Vqi E Q1, Vai E Be, (qi), (qi, qi, CXi, X :::; Bt1 (qi), f/J) E E2 
• Vqi E Q1, 
Ya· s t 6 (q· a·) ---7 q· { (qi, qj, ai, X> Bt1 (qi), {X}) E E2 ai E Be, (qi) 
1 
• 
1 
"
1 J> (qi,q1,ai,true,{X})EE2 ai¢:Be,(qi) 
The final rule above shows the creation of transitions from the delayed and 
non-delayed symbols. If a state has a delay time of Bt1 (qi), then the transition 
requires the clock X to be greater than the delay on any symbols in Be, (qi)· 
However if the symbol is not in the set, then it can be instantly moved on with 
no clock restriction. 
An example of this conversion is shown in Figure 2.5. Figure 2.5(a) shows 
the original timed automaton. Figure 2.5(b) shows the subsequent timed au-
tomata generated from the method shown above. The self loop on q0 corre-
sponds to the ignored a, while the self loop on q1 corresponds to the ignored 
b. 
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--+[3,~:}]~-a-,b--~[4,0}] 
a,b 
(a) PLC Automaton 
Preliminaries 
a,X:S3,{} b,X>4,{X} b,X~4,{} 
0~0 --+~~0!!) 
a,X>3,{X} 
(b) Timed Automaton 
Figure 2.5: Example Conversion from a PLC Automaton to a Timed Automaton 
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Composition: Definition and 
Examples 
In this chapter we will examine various methods of combining PLC automata. 
The first, and simplest, is the synchronous product, over perhaps different al-
phabets. 
3.1 Synchronous Composition 
We will define the synchronous composition as the intersection of two automata. 
The method we will use for this composition will require us to convert the PLC-
Automata models into standard Timed Automata. We will then synchronously 
compose these timed automata, [AD94]. Finally we will attempt to take the re-
sultant composite timed automaton, and convert it back into a PLC automaton. 
3.1.1 Augmentation 
When composing two PLC automata we will require that '2:;1 = '2:;2 • If this is not 
the case, we can augment the alphabets of the individual automaton using the 
following method. 
Augment both automata with the symbols which are unique to the other. 
Similarly, the reverse: 
The result is that when one automaton makes a move about which the other 
has no knowledge, i.e.: it does not recognise the symbol, the move does not 
involve a state change or timer reset. This allows the automaton to see as many 
'unknown' symbols as we like, without affecting its interaction with the lmown 
alphabet. 
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3.1.2 Synchronous Composition of Timed Automata 
We would like to be able to compose two PLC automata in a synchronous fash-
ion to produce a new automaton with desirable properties, such as word accep-
tance or language intersection. 
Given the two automata described in Figure 3.1, their equivalent timed au-
tomata, Figure 3.2, can be determined using the method described above. 
b c 
V\ V\ 
~ [1o,{:,b}] --:-- [6,q{c}] ~ [ 7,{0a}] __ a_ _,... [s,P{b}] 
(a) Automaton 1 (b) Automaton 2 
Figure 3.1: Initial PLC-Automata 
(a,b),X_$10,0 (c),X.$6,0 (a),X.$7,0 (b),X_$8,0 
0 (c),X>6,{X} 0 
~~~0V 0 (a),X>lO,{X} 
0 (b),X>8,{X} 0 
~~~~ 
(a),X>7,{X} 0 
(b),X>lO,{X} (c),true,{X} 
(a) Timed Automaton 1 (b) Timed Automaton 2 
Figure 3.2: Equivalent Timed Automata 
The synchronous composition of these two automata, presented as a timed 
automata, is shown in Figure 3.3. Converting this back to a PLC automaton 
now requires each transition to be considered individually. Transitions of the 
form 'a:, X E9 n 1\ Y E9 n, S', arid 'a:, Z E9 n, S', where E9 ranges over{>, :S::}, and 
S ranges over {{X, Y}, 0}, are easily translated back to a PLC automaton. This 
is because the final PLC automaton can have only one clock, and transitions 
of these forms are easily converted into transitions of only one clock, suitable 
for PLC automaton. However transitions which involve the reseting of only one 
clock, or have restrictions on both clocks which are not identical, cannot be con-
verted into restrictions on only one clock. Thus the composite result cannot be 
converted back from a timed automaton to a PLC automaton. Because it is now 
impossible to successfully compose two PLC automata in a synchronous fashion, 
we will look at some of the alternative methods for asynchronous composition. 
From this we will accept Lemma 1. 
Lemma 1 (Synchronous Composition) There exist PLC automata A1 and A2 
such that there is no PLC automaton that accepts .C(A1 ) n .C(A2 ) 
Proof: Examples in Figures 3.1-3.3, and above discussion. IIIII 
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a,X:0:7,0 
a,X>lOAY>lO,{X,Y} 
b,X>lOAY>B,{X,Y} 
a,Y>7AX:0:10,{X,Y} 
c,X>6,{X,Y} 
b,X:0:8,0 
Figure 3.3: Composite Timed Automata 
3.2 Asynchronous Method 
As the previous examples showed, it does not appear possible to compose PLC 
automata in a synchronous manner. Thus the construction of the language inter-
section is not possible. As an alternative we will look at methods which require 
the retainment of the PLC structure, and observe the effects they have on the 
combined language. 
In this section we will look into methods for structure based asynchronous 
composition, demonstrating these methods with a brief example. 
Given any two automata, A1 = (Q1, I:1, St1 , SeJ, and A2 = (Q2, I:2, St2 , Se2 ), 
whose states are disjoint, i.e.: Q1 n Q2 = 0, the composition, to obtain As = 
( Qs, I:s, St3 , Se3 ), is as follows. 
3.2.1 Structure 
The states of the new automaton, As, will be the product of the states of the 
two initial automata, A 1 and A2 • Thus Qs = Q1 x Q2 • 
(q!,q2) ~ (q~,q~) 
iff q1 ~q; and q2 ~q~ 
St and Se composition 
There are two different ways of composing each of the St and Se arrays. 
For Se, either the intersection or union is used. 
Vq = (q;, qi) E Qs, St3 (q) = Stt (q;) EfJ St2(qj) 
where EfJ ranges over {U, n}. 
For St, either the min or max is used. 
13 
PLC Automata Composition Composition: Definition and Examples 
where EB ranges over {min, max}. 
It should be noted that the transition structure does not change between the 
different methods of composition, only the internal sensors and input sets of 
each node changes as the 'untimed' languages intersect. 
3.3 Example 
In this section we will look at a sample composition, showing each of the four 
proposed methods. 
3.3.1 Initial Automata 
Consider the two automata shown in Figure 3.4. There is no need to augment 
either of these, as they share the same alphabet, {a, b, c}. 
b c 
~ ~ 
-----* [lo, ~~' b}] --~-....,. [6,{c}] -----* [ 7,{:}] --a-- [s,~1b}] 
(a) Automaton 1 (b) Automaton 2 
Figure 3.4: Initial Automata 
3.3.2 Composite Automata 
Minimum, u 
The automaton displayed in Figure 3.5 is the result of the minimum and U 
composition of the two initial automata. The result here appears to take the 
'best' sensor (i.e.: the one with the lowest value), and apply it to all of the 
potentially unreliable inputs. 
Figure 3.5: Minimum, U Composition 
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Maximum, U 
This composition, shown in Figure 3.6, takes the 'strongest' sensor in every 
case. It selects the maximum value, thus the slowest sensor, most reliable to all 
unreliable inputs, and it takes the union of the sets of symbols, thus requiring 
the largest set of symbols to be restricted. This could be viewed as the most 
conservative composition; for any given transition it selects the slower/more 
restrictive option. 
[ qo, Po J [ q1, P1 J 
____,._ 10, {a, b} a 8, {b, c} 
)·/ 
[ qo,Pl J 10, {a, b} 
Figure 3.6: Maximum, U Composition 
Minimum, n 
This composition, shown in Figure 3. 7, is, not surprisingly, the opposite of the 
maximum, union composition. For each composite node, the fastest sensor is 
chosen, and it is applied to the smallest set of symbols possible (i.e.: the mini-
mum). The result of this is an automaton which delays for as little as possible. 
If the maximum, union composition was conservative, then this would be the 
most permissive, containing the fewest restraints. For example in the ( ql> p1) 
state, the fastest sensor for b is used; that from q1 , where b is assumed to be 
instantly stable (i.e.: time delay of 0). Similarly for c, the sensor in p1 is used, 
which gives c a delay of 0. The result of this is the empty set, as both b and c 
have delays of 0, and as such do not appear in the delay set. 
Figure 3.7: Minimum, n Composition 
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Maximum, n 
Shown in Figure 3.8, this composition is similar to the first, minimum, union. 
It selects the slowest sensor, but only attaches it to the smallest number of ele-
ments. The result is an automaton which is slow on symbols that were common 
to previous timing constraints, but ignores symbols that were from a single au-
tomaton only. 
Figure 3.8: Maximum, n Composition 
Thus concludes the definition of the structure based composition of PLC 
automata. While they do not exactly correspond to the standard product con-
struction, there are a number of similarities. In the next chapter we study the 
language behaviour of the composite automata. 
16 
Chapter 4 
Languages 
4.1 Essential Language 
For any PLC-Automata, A, we define the language of words it can accept as 
.C(A). Within this language .C(A), if every word is collapsed, by removing all 
ignored transitions and merging identical collapsed words, we get a language 
.C(A)0, which contains all the minimal runs of the automata. We will call this 
the essential language. This essential language allows for easier manipulation 
and comparison, and will be used for the following language comparisons. 
Using the sample run previously shown in Figure 2.4, we can demonstrate 
the effect of employing only the essential language. Initially we had a transition 
on 'a' at time 4. This was ignored and therefore it will not appear in the es-
sential version of this run. Removing the ignored symbols, the sample run now 
becomes that shown in Figure 4.1. 
(a, 6) 1-+ (b, 8) 1-+ (a, 12) ... 
Figure 4.1: Sample Run for Essential Language 
It should be noted that for every word in the standard language of an au-
tomaton, there is a word in the essential language which is equivalent, except 
that all ignored symbols have been removed. Thus there is an N : 1 relationship 
between the two sets. 
4.2 Synchronous Composition Closure 
As shown in Section 3.1.2, we are unable to build a new PLC automaton which 
accepts the intersection of the languages of the two initial automata. However if 
we consider the essential language, rather than the standard language, a slightly 
modified construction can now be attempted. 
In the modified construction transitions will no longer be allowed to occur 
during periods of ignored time for the PLC states. This will not have any in-
fluence on the essential language, as these transitions would have been invalid 
17 
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anyway. We now only produce transitions of symbols which are non-ignored. 
This will result in transitions only being bounded by > as a timing constraint, 
since :::; was used when symbols occurred before their delay time, which is now 
impossible. 
a b,c b,c b,c 
Y\ Y\ Y\ Y\ 
[5,{0a}] ~ [7};,c}] 
b,c 
[ 3, { :,
0
b, c}] --~------'r [ /{1a}] 
(a) Automaton 1 (b) Automaton 2 
Figure 4.2: Initial PLC Automata 
(a),X>5,{X} (b,c),X>7,{X} (b,c),Y>3,{Y} (b,c),true,{Y} 
a a,true,{X} a 
~~00 
0 a,Y>4,{Y} a 
8~~ 
(b,c),true,{X} a,Y>3,{Y} 
(a) Automaton 1 (b) Automaton 2 
Figure 4.3: Resultant Timed Automata 
In the resultant timed automata, shown in Figure 4.3, we can see that the 
conversion has added no additional transitions, unlike the case for the original 
conversion. These extra transitions were all due to symbols arriving before their 
delay time had elapsed, which no longer occurs. 
(b,c),X>7,{X,Y} (b,c),X>7AY>3,{X,Y} 
n a,X>5AY>3,{X,Y} (b,c),Y>3 n 
(q,,p,) (qo,po) -------* (q,,po) {X,Y} 
Figure 4.4: Synchronous Composite Automaton 
The final composite automaton, shown in Figure 4.4, with each state hav-
ing only one transition on any given symbol, is now much simpler than the 
composite result obtained by the general method. We would like to be able to 
convert this back to a PLC automaton. However determining the timing con-
straints and delayed symbols is non-trivial. From most states there is a choice 
18 
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between either of the delayed times of the two original combining states. This 
would lead us to choose either the minimum or maximum of these two values, 
but the composition would then tend to the asynchronous method. This would 
also mean one transition was either over, or under-compensated. For exam-
ple in Figure 4.4, state (q0 ,p0 ) has two transitions, (b, c), Y > 3, {X, Y}, and 
a, X > 5 1\ Y > 3, {X, Y}. If we choose the maximum of the two timing con-
straints, 5, the (b, c) transition is too heavily restricted. However, if we choose 
3 the a transition will be too permissive. Determining the delayed symbols is 
simpler however. If a transition from a state, q;, has a timing restriction of any-
thing other than true, then the symbol(s) of that transition must appear in the 
delayed set, Se ( q;). If the transition has a restriction of true, then that symbol 
will not appear in the set. This set construction turns out to be union, because 
if a symbol was delayed in its initial automaton, it must be delayed in the com-
posite result. Thus every delayed symbol from the initial states must be delayed 
in the composite state. 
From this we can conclude that the synchronous essential language compo-
sition is of little use. It is restricted to the essential language, and can thus not 
be generalized, so its ability to model standard PLC automata is diminished. It 
is also highly similar to two of the asynchronous methods ( {min, max}, U), and 
as these are more general methods, which still work on the entire language, 
they are more useful compositions. 
4.3 Comparison of languages 
For the purposes of this report, we are interested in comparing the resultant 
languages from the asynchronous composition methods discussed earlier, with 
the intersection of the two languages from the original automata used in the 
composition. 
4.3.1 Minimum, n 
We are interested in the s~atus of the following class of conjectures. 
Conjecture 1 (Minimum, n Comparison) 
L~in,n g L~ where g could range over { =, c, ~' ::), 2} 
[ q; ] a [l] i = 1 2 S ____ .,..'S''' ni, i ni, i 
Figure 4.5: General PLC Automaton 
In comparing the language of the intersection, which as shown in Section 
3.1 cannot be represented as a PLC automaton, with the language of the asyn-
chronous composition, discussed in Section 3.2, consider the general PLC tran-
sition, as shown in Figure 4.5. Both will be converted into standard timed 
automata and the languages compared. When performing this conversion, the 
three scenarios that must be investigated are: 
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• a E 81 1\ a ¢: 82 
• a ¢: 81 1\ a ¢: 82 
We will thus construct the two composite transitions for the three above 
scenarios. These are displayed in Figures 4.6, 4.7 and 4.8 respectively. 
(a) Asynchronous (b) Synchronous 
Figure 4.6: a E 81 1\ a E 82 
From the first of these, a E 81 1\ a E 82 , shown in Figure 4.6, we can see 
that there are no tranSitions accepted by the synchronous result, that are not 
accepted by the asynchronous one. For example, given n1 = 5 1\ n2 = 6, the 
composite conditions become Z > 5 and X > 5 1\ Y > 6 respectively. A time 
step of (a, 5.1) would now be permitted by the first transition, but not by the 
second. 
(a) Asynchronous (b) Synchronous 
Figure 4. 7: a E 81 1\ a rf. 82 
Similarly to the first minimum, n, scenario, we can see that in the behaviour 
shown in Figure 4.7, the asynchronous transition will be enabled on all clock 
valuations on a, as its clock constraint is true. However, there is still a constraint 
on the synchronous composition, X > n1 . Thus the synchronous method must 
be delayed by a minimum of n1, whereas the asynchronous transition is always 
enabled. 
(a) Asynchronous (b) Synchronous 
Figure 4.8: a rf. 81 1\ a r/. 82 
In the final of the three minimum, n, scenarios, shown in Figure 4.8 we find 
both automata accepting all timing conditions of a. When the semantics of this 
final composition are considered this is not surprising, as this is the case when 
a is not in either of the restricted sets, and is thus completely unrestricted. 
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From the three scenarios for minimum, n, we can see that overall, the asyn-
chronous composition would always accept at least all of the words accepted by 
the synchronous composition. Further to this we can see that in the first two 
cases, Figures 4.6 and 4. 7, there are additional words accepted by the asyn-
chronous method, as the timing constraints on the synchronous transitions are 
more strict. From this Conjecture 1 can be completed. 
Lem~a 2 (Minimum, n, Language Comparison) 
Proof: Let (ao, to)(al, t1) ... (an, tn) ... E L~ be the given word. 
:. There is a run of A1 II A2 , the synchronous composition, over it. By 
observation, and the constructions in Figures 4.6- 4.8, this run can be 
converted to a run of A1 nmin,n A2 over the given word. 
It should be noted that this conversion only works because in PLC au-
tomata, every non-ignored transition resets the clock. Thus when contem-
plating the subsequent transition we lmow that the clock is zero, and it 
can be examined independently of previous results. 
4.3.2 Maximum, U 
Using the same technique as above, the state of the following conjecture will be 
investigated: 
Conjecture 2 (Maximum, u Comparison) 
L~ax,n 0 L~ where 0 could range over { =, C, <:;;, ::J, :;;>} 
We will again consider the three case scenarios described in Section 4.3.1. 
(a) Asynchronous (b) Synchronous 
Figure 4.9: a E 81 1\ a E 82 
For the first case, where a E 81 1\ a E 82 , the composite transitions are 
as described in Figure 4.9. This differs from that described in the minimum, 
n, composition, in that the restrictions on both transitions are now equivalent. 
The asynchronous restriction, Z > max(n1, n2 ), and the synchronous, X > 
n1 /\ Y > n2, both require that the larger of the two timing constraints, { n1, n2}, 
is satisfied before the transition is active. 
The second scenario, a E 81 1\ 8 rf. 82 , shown in Figure 4.10, is a slightly 
different case to those seen before. In this case, we have the most restrictive con-
ditions on the asynchronous transition, Z > max(n1 , n2 ), whilst the restriction 
on the synchronous transition, X > n1, would appear to be weaker. However 
there are now two possibilities: 
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(a) Asynchronous (b) Synchronous 
Figure 4.10: a E 81 1\ a rf. 82 
• n1 < n2 -The synchronous composition can now accept additional time 
steps, any of whose clock valuations are between ( n1, n2]. 
• n1 2 n2 - The transitions are now equivalent, as max(nl> n2) = n2. There 
are no additional time steps accepted by either transition. 
(a) Asynchronous (b) Synchronous 
Figure 4.11: a rf. 81 1\ a rf. 82 
In the final of the maximum, U, composition scenarios, shown in Figure 
4.11, we have the trivial case, where a is not an ignored symbol. Since both of 
the restrictions are true, there is no difference in the activation properties of the 
transition; both accept the same timing constraints. 
From the three cases of the maximum, U, we can see that in the first and 
third case, the restrictions were equivalent between asynchronous and syn-
chronous. However, in the second case, a E 81/\ a rf. 82, there was a possibility 
for additional transitions to be active, as long as n1 < n2. Thus, in general, 
Conjecture 2 can be adapted into the Lemma below. 
Lemma 3 (Maximum, u, Language Comparison) 
L~ax,u C L~ 
Proof: As shown in the above constructions (Figures 4.9- 4.11) 
4.3.3 Minimum, u 
Similarly to above we will now examine the essential language for the mini-
mum, U, composition. 
Conjecture 3 (Minimum, u Comparison) 
L~in,u Q L~ where Q could range over { =, c, s;;, ~, 2} 
The first of the three scenarios for minimum, U, is shown in Figure 4.12. It 
can be seen that it is identical to the first scenario for the minimum, n, as the 
determining factor here is the minimum function. The set combining element 
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(a) Asynchronous (b) Synchronous 
Figure 4.12: a E 81 1\ a E 82 
(U, n) only affects the status of the second scenario. We can see here that, as 
in the minimum, n, example, there are additional time steps accepted by the 
asynchronous composition; any steps whose clock valuation occurs between 
min(n1, n2) and max(n1, n2). 
(a) Asynchronous (b) Synchronous 
Figure 4.13: a E 81 1\ a if. 82 
In the second scenario, a E 81 1\ a if. 82 , shown in Figure 4.13, the situation 
is similar to the second scenario for maximum, U. However, we now have the 
minimum, not maximum, and thus the timed step behaviour is reversed. There 
are now two possible cases; 
• n1 s n2 - The synchronous transition has an identical constraint to the 
asynchronous, and the timed step acceptance is equivalent. 
• n1 > n2 - The synchronous transition is more restrictive than the asyn-
chronous, and, as such, timed steps whose clock valuation falls between 
(n1, n2 ) will now be active on the asynchronous, but not on the syn-
chronous. 
(a) Asynchronous (b) Synchronous 
Figure 4.14: a if. 81 1\ a if. 82 
In the third scenario, displayed in Figure 4.14, we again have the trivial case, 
in which a is a non-ignored symbol, and, as such, the timed step acceptance is 
equivalent among the two transitions. 
For the minimum, U, composition, we now have two scenarios in which it is 
possible for the asynchronous composition to allow additional timed steps. In 
one of these two, the case in the second scenario in which n1 was the smallest 
clock delay, there is the possibility for the timed step acceptance to be identical. 
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In the final scenario, we have the trivial case in which timed step acceptance is 
again identical. Thus we can complete Conjecture 3 to that displayed in Lemma 
4. 
Lemma 4 (Minimum, U, Language Comparison) 
Proof: As shown in the above constructions (Figures 4.12 - 4.14) II 
4.3.4 Maximum, n 
For the final compositional method, maximum, n, we consider the situation 
where the slowest sensor is chosen, but only on those inputs that are common 
to both automata. This could be the case where maximum 'safety' was required, 
but non-ignored symbols were assumed to be perfectly read by the sensor. 
Similarly to the other language comparisons we will be considering the sta-
tus of the following class of conjecture: 
Conjecture 4 (Maximum, n, Comparison) 
L~ax,n!d L~ where g could range over{=, c, ~, =>, 2} 
(a) Asynchronous (b) Synchronous 
Figure 4.15: a E 81 1\ a E 82 
In the first scenario, a E 81 1\ a E 82, shown in Figure 4.15 the case is 
identical to that of maximum, U. Both transitions are active on the same timing 
constraints, requiring timed steps to have a clock valuation of greater than the 
maximum of n1 and n2 • 
(a) Asynchronous (b) Synchronous 
Figure 4.16: a E 81 1\ a f/; 82 
In a E 81 1\ a rf; 82, the second scenario, shown in Figure 4.16, we can see 
that since the asynchronous transition has no restriction, whilst the synchronous 
composition has a restriction, X > n1, there are thus timed steps which are 
active under the asynchronous composition, but not under the synchronous. 
All timed steps whose clock valuations are less than n1 will behave differently 
under the two methods. 
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(a) Asynchronous (b) Synchronous 
Figure 4.17: a if. 811\ a if. 82 
As with the other methods, the third scenario, where a if. 81 1\ a if. 82, is 
trivial. We can thus see that the timed words active on both transitions would 
be identical. 
For the maximum, n, compositional language, there is only one scenario in 
which there is a difference in the timed word activation, similarly with min-
imum, n. In the second scenario, the asynchronous transition has no timing 
constraint, and, as such, the overall language acceptance was more lenient for 
the asynchronous automaton. We can complete the earlier conjecture to that 
shown in Lemma 5. 
Lemma 5 (Maximum, n, Language Comparison) 
L~ax,n ::J L~ 
Proof: As shown in above constructions (Figures 4.15- 4.17) 
4.3.5 Language Conclusions 
It is surprising to note that there is only one situation where the asynchronous 
language is a subset of the intersection language, maximum, U. This is the most 
restrictive situation, where the most symbols are ignored for the longest length 
of time. A method for synchronous composition was considered but was not 
highly applicable, and should not be used. This was due to both its restriction 
to the essential language, and its inability to accurately distinguish the timing 
values, requiring the choice of either the minimum or maximum clock value on 
each composite state. 
The significance of these results is described in the next chapter and fur-
ther work is proposed to complete the language theory relative associated with 
polling systems. 
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Conclusion 
Synchronous composition was initially examined as a model for strict language 
intersection. However, due to the limitations on the clock constraints within PLC 
automata, it was shown that PLC automata are not closed under this operation. 
This led to the development of a structure based asynchronous method, which 
we examined from a purely intuitive level in Section 3.3. Their similarity in 
structure, and differences in timing constraints were demonstrated. 
For simplicity we defined the essential language, to allow for easier manip-
ulation of the languages involved. Although this did remove some of the gener-
ality of the compositional methods, the essential language for PLC automata is 
very similar to the general languages for standard timed automata. With stan-
dard timed automata, symbols which occur outside of their timing restrictions 
cause the automata to crash. However PLC automata allow these symbols, but 
simply ignore them. The essential language restricts the PLC automata to ac-
cepting only words not containing these ignored symbols. In this model the PLC 
automata now react in a similar manner to the standard timed automata. 
The impact of the essential language on the synchronous composition is that 
although it is now possible to build a synchronous result, the composition is 
reduced to a highly restricted version of one of the asynchronous methods. 
We showed how the various asynchronous languages compared with the 
essential version of the intersection language of the initial automata. It was 
interesting to note that three of the methods resulted in a language which was 
a superset of the intersection language. However the maximum, U, method 
accepted a subset of the intersection language. This can be attributed to its 
use of the most restrictive conditions in both timing constraints and symbol 
restrictions. Although this method was identical to the synchronous method in 
all but one scenario, this was one of the more common scenarios. In this, one 
state ignores a symbol, but the delay for the second state is larger. Thus in the 
composite result the symbol is ignored for longer than in either of the initial 
states. 
5.1 Further Work 
A very preliminary analysis of a method for complementing PLC automata was 
made. However it presents several issues, and thus remains incomplete. The 
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method used was a conversion from PLC Automata to Event-Recording Timed 
Automata [AFH94], which have been proven to be closed under complementa-
tion. We would then complement the resultant event-recording automaton, and 
attempt to convert it back to PLC automaton. The conversion from PLC-ERA, 
however was non trivial. This appears to result in an infinite state expansion, 
because every action, ignored or not, must reset clocks in an ERA. The con-
version thus has a problem with ignored symbols, and attempts to count the 
number of occurrences of an ignored symbol until it is finally past the clock 
restriction. However, since there can be an arbitrary number of these ignored 
occurrences, it is impossible to build a finite automaton to model the result. 
It should be noted that these problems do not occur when using the essential 
language, as keeping track of ignored symbols is no longer necessary. 
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